The AutoESL AutoPilot High-Level Synthesis Tool
ثبت نشده
چکیده
منابع مشابه
ABSTRACTS AND PRESENTATION DESCRIPTIONS SESSION 1: EDA TOOL PRESENTATIONS Catapult Synthesis: a Proven Approach for the Creation of Complex Hardware Designs Bollaert, Mentor Graphics FR How to Make Algorithmic Synthesis as Ubiquitous as Logic Synthesis
S AND PRESENTATION DESCRIPTIONS SESSION 1: EDA TOOL PRESENTATIONS Catapult Synthesis: a Proven Approach for the Creation of Complex Hardware Designs Bollaert, Mentor Graphics FR How to Make Algorithmic Synthesis as Ubiquitous as Logic Synthesis V Kathail, Synfora, US Cynthesizer: the Forte SystemC synthesis tool M Meredith, Forte Design Systems, US New Opportunities for High-Level Synthesis J C...
متن کاملXcell Journal Issue 74: Wireless MIMO Sphere Detector Implmented in FPGA
High-level synthesis tools from AutoESL made it possible to build a complex receiver for broadband wireless systems in a Xilinx Virtex-5 device. On Jan. 31, Xilinx announced it had acquired AutoESL. As such, you'll be hearing more about this exciting new technology in future issues of Xcell Journal.
متن کاملA Heuristic Scheduler for Port-Constrained Floating-Point Pipelines
We describe a heuristic scheduling approach for optimizing floating-point pipelines subject to input port constraints.The objective of our technique is to maximize functional unit reuse while minimizing the following performancemetrics in the generated circuit: (1) maximum multiplexer fanin, (2) datapath fanout, (3) number of multiplexers, and (4) number of registers. For a set of systems biolo...
متن کاملHigh-Level Synthesis Tools for Xilinx FPGAs
In 2009, Berkeley Design Technology Inc. (BDTI), an independent benchmarking and analysis firm, launched the BDTI High-Level Synthesis Tool Certification ProgramTM to evaluate high-level synthesis tools for FPGAs. Such tools take as their input a high-level representation of an application (written in C or MATLAB, for example) and generate a register-transfer-level (RTL) implementation for an F...
متن کاملHigh-Level Synthesis Tools for Xilinx FPGAs
In 2009, Berkeley Design Technology Inc. (BDTI), an independent benchmarking and analysis firm, launched the BDTI High-Level Synthesis Tool Certification ProgramTM to evaluate high-level synthesis tools for FPGAs. Such tools take as their input a high-level representation of an application (written in C or MATLAB, for example) and generate a register-transfer-level (RTL) implementation for an F...
متن کامل